


16/6/21

Brevio:

Compuerta CMOS
estilo lógico: "lógico estática"

5V_{DD} Inversor fcm estático:




"duales":
paralelo ↔ serie

Tipos especiales de compuertas


- 1) Open Drain (o open collector)
- 2) Tri-state (salida de 3er estado)

1) Open Drain



→ No está en el
caso de compuertas
con salida
open drain


Aplicaciones de los salidas open drain



Resistencia de "pull up"

1) Conversion de niveles lógicos
 caso de $V_{OH} = V_{DD1}$ & $V_{OH} = V_{DD2}$

2)



$OUT = f \cdot AND\ g$


$OUT = 0$ si

$f = 0$ o $g = 0$




$OUT = 1 \Leftrightarrow$

$f = 1$ o $g = 1$



"AND cableado"




→ algunos k Ω .

→ R poll-VP: → NO ser demasiado chico para que el consumo con $0V_{in}$ no sea demasiado grande

→ R.C no sea demasiado chico.

2) Compuertas Tri-state
 (salida en tercer estado)





enable

1
 0


$$b = \overline{a}$$

b "alta impedancia"
 (High Z)

b: desconectado




option 4):



$$\text{Gate } p: \begin{cases} a & \text{enable} = 1 \\ 1 & \text{enable} = 0 \end{cases}$$


$$\text{Gate } p = a + \overline{\text{enable}}$$

$$\text{Gate } n: \begin{cases} a & \text{enable} = 1 \\ 0 & \text{enable} = 0 \end{cases}$$
$$\text{Gate } n = a \cdot \text{enable}$$





C : in de terminado, ruido, señal que varíe entre 0 y 1 según fue es lo que se copia a lo entrado.

Lógica con transistores BJT




?
→
hoy le demos
idea
a los BJT



⇒ lógica TTL: Transistor - Transistor

lógica inversor TTL

$V_{CC} \rightarrow 5V \pm 5\%$



Solido "totem pole"

	V_{min}	V_{ip}	V_{max}
V_{OL}		0.25	0.4 V
V_{OH}	2.7	3.5	
V_{TL}			0.8
V_{IH}	2.0		