




# Transistor pmos





para que  
conduzca  $V_{GS} > 0$   
( $V_{GS} > V_{to} + (1+\beta)V_{DS}$ )





$V_{SB} \leq 0$  en operación normal  
 $V_{DB} \leq 0$

$V_{GS} < 0$  para formar el canal de inversión







PMOS de source to





en contexte de circuit  
digitales

nMOS







para p' conducto  $V_{GB} < 0$ ,  $V_{t0} < 0$

$$V_{GB}, V_{DB} \leq 0$$

ECS: Tomar las ecs del transistor nMOS  
 y cambiar: 1) corriente  $I_0$  en sentido contrario

(de S a D)  
 2) variables son las opuestas:  
 $|V_{t0}|, V_{GB}, V_{DS}, V_{DD} > 0$




Ej:

cc. nmos

en saturación:

$$I_D = \frac{\beta}{2(1+\lambda)} \left( V_{GS} - V_{to} - (1+\lambda)V_S \right)^2$$




$$V_P = \frac{V_{GS} - V_{to}}{(1+\lambda)}$$

$V_S < V_P$ ,  $V_D > V_P$

pmos en saturación

$$I_D = \frac{\beta}{2(1+\lambda)} \left( V_{GS} - |V_{to}| - (1+\lambda)V_{BS} \right)^2$$



$$V_{BS} < V_P$$



$$V_{DD} > V_P$$

$$V_P = \frac{V_{GS} - |V_{to}|}{(1+\lambda)}$$




Ejercicio:

$V_{to} = 2V$







$V_C(t=0) = 5V$

5V ¿cuál es la tensión final en el condensador?





$V_D(t=0) > V_P$   
 $\Rightarrow \pi$  saturado en  $t=0$












¿cuánto vale la tensión final en el condensador?







Modelo simplificado de uso de EF:  
 $\Rightarrow$  Valor final de tensión es el  $C = V_p$   
 Curvedad  $I_D$  muy pequeña pero  
 $\neq 0 \Rightarrow C$  se sigue moviendo mucho  
 más lentamente.




Moraleja: NMOS es bueno para  
descargar a tierra en C pero es malo  
para cargar a la fuente.

en PMOS o corre lo inverso  
es bueno para cargar a VDD y malo  
para descargar a tierra


⇒ en circuitos digitales pro a veces  
los dos ⇒ de tecnología CMOS  
↳ complementarios.



# Inversor CMOS



$IN$  "alta" (=  $V_{DD}$ )



$V_{BS,pmos} = 0 \Rightarrow$  pmos cortado


$V_{BS,nmos} = V_{DD} \Rightarrow$  nmos condice e descarga

OUT e  $\phi$

o simetricamente poro  $IN = 0$



CMOS ETMOS



प्रश्न. आवेक अलोकित



ÉCS de transistor  
MOS:  
referidos al sustrato.


Variables:  $V_{GB}$ ,  $V_{SB}$ ,  $V_{DB}$   
(n MOS)

Alternativa:

ÉCS. del transistor  
MOS referidas  
a la source:

variables?  
(n MOS)

$V_{GS}$ ,  $(V_{BS})$ ,  $V_{DS}$   
↓  
 $V_{SB}$




Malla

$$\Rightarrow V_{GS} = V_{GB} - V_{SB}$$

$$V_{DS} = V_{DB} - V_{SB}$$




# INVERTOS ("mundo digital")



Salida: 0 (tierra)  
 1 (VDD)

## Mundo analógico:

Ej: Mux analógico:



Ej: Sample and hold.





