www.bsc.es



Barcelona Supercomputing Center Centro Nacional de Supercomputación

Introduction to CUDA: The Basics Marc Jordà, Antonio J. Peña

Based on material from NVIDIA's GPU Teaching Kit

Montevideo, 21-25 October 2019

Heterogeneous Parallel Computing





Heterogeneous Node





CPU and GPU are designed very differently



GPU Throughput Oriented Cores





CPUs: Latency Oriented Design



(Powerful ALUs

- Short pipeline, reduced operation latency
- (Large caches
 - Convert long latency memory accesses to short latency cache accesses
- (Sophisticated control
 - Branch prediction and return value prediction, speculative execution, etc.
 - Data forwarding for reduced data latency



GPUs: Throughput Oriented Design



- Small caches
 - To boost memory throughput
- (Simple control
 - No branch prediction
 - No speculative execution
 - No data forwarding
- (SIMD ALUs
 - Vector units (similar to AVX)
 - Many, long latency but heavily pipelined for high throughput
- (Can have many active threads
 - Throughput oriented
 - Helps tolerate latencies



Applications should Use Both CPU and GPU

- (CPUs for sequential parts where latency matters
 - CPUs can be 10X+ faster than GPUs for sequential code

- (GPUs for parallel parts where throughput wins
 - GPUs can be 10X+ faster than CPUs for parallel code





Barcelona Supercomputing Center Centro Nacional de Supercomputación

PROGRAMMING ALTERNATIVES TO USE THE GPU

3 Ways to Accelerate Applications





Libraries: Easy, High-Quality Acceleration

- Ease of use: Using libraries enables GPU acceleration without indepth knowledge of GPU programming
- "Drop-in": Many GPU-accelerated libraries follow standard APIs, thus enabling acceleration with minimal code changes
- Quality: Libraries offer high-quality implementations of functions encountered in a broad range of applications



GPU Accelerated Libraries





thrust::device_vector<float> deviceInput1(inputLength); thrust::device_vector<float> deviceInput2(inputLength); thrust::device_vector<float> deviceOutput(inputLength);



Compiler Directives: Easy, Portable Acceleration

- Ease of use: Compiler takes care of details of parallelism management and data movement
- Portable: The code is generic, not specific to any type of hardware and can be deployed into multiple languages
- Uncertain: Performance of code can vary across compiler versions



Compiler directives for C, C++, and FORTRAN

```
#pragma acc parallel loop
copyin(input1[0:inputLength],input2[0:inputLength]),
    copyout(output[0:inputLength])
    for(i = 0; i < inputLength; ++i) {
        output[i] = input1[i] + input2[i];
    }
```



Programming Languages: Most Performance and Flexible Acceleration

- Performance: Programmer has best control of parallelism and data movement
- Flexible: The computation does not need to fit into a limited set of library patterns or directive types
- Verbose: The programmer often needs to express more details



GPU Programming Languages





GPU Programming Languages







Barcelona Supercomputing Center Centro Nacional de Supercomputación

MEMORY ALLOCATION AND DATA MOVEMENT API FUNCTIONS

Data Parallelism - Vector Addition Example





Vector Addition – Traditional C Code

```
// Compute vector sum C = A + B
void vecAdd(float *h A, float *h B, float *h C, int n)
{
    int i;
    for (i = 0; i < n; i++) h_C[i] = h_A[i] + h_B[i];
}
int main()
{
    // Memory allocation for h A, h B, and h C
    // I/O to read h A and h B, N elements
    ...
    vecAdd(h A, h B, h C, N);
```



Heterogeneous Computing vecAdd CUDA Host Code

```
#include <cuda.h>
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
    int size = n* sizeof(float);
    float *d_A, *d_B, *d_C;
    // Part 1
    // Allocate device memory for A, B, and C
    // copy A and B to device memory
```

// Part 2

// Kernel launch code - the device performs the actual vector addition

23

Partial Overview of CUDA Memories



We will cover more memory types and more sophisticated memory models later.

- GPU threads

- Grouped in <u>thread blocks</u> to form the <u>thread grid</u>
- Device code can:
 - R/W per-thread registers
 - R/W all-shared global memory

- Host code can

 Transfer data between global memory and host memory



CUDA Device Memory Management API functions



- cudaMalloc()
 - Allocates an object in the device
 - global memory
 - Two parameters
 - Address of a pointer to the allocated object
 - Size of allocated object in terms of bytes
 - Regular C/C++ pointer, only valid in GPU code and CUDA copy functions
- cudaFree()
 - Frees object from device global memory
 - One parameter
 - Pointer to freed object



Host-Device Data Transfer API functions



– cudaMemcpy()

- memory data transfer
- Requires four parameters
 - Pointer to destination
 - Pointer to source
 - Number of bytes copied
 - Type/Direction of transfer
- Transfer to device is asynchronous



Vector Addition Host Code

```
void vecAdd(float *h_A, float *h_B, float *h_C, int n)
{
    int size = n * sizeof(float);
    float *d_A, *d_B, *d_C;
    cudaMalloc((void **) &d_A, size);
    cudaMemcpy(d_A, h_A, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_B, size);
    cudaMemcpy(d_B, h_B, size, cudaMemcpyHostToDevice);
    cudaMalloc((void **) &d_C, size);
```

// Kernel invocation code - to be shown later

cudaMemcpy(h_C, d_C, size, cudaMemcpyDeviceToHost); cudaFree(d_A); cudaFree(d_B); cudaFree(d_C);



}

In Practice, Check for API Errors in Host Code

```
cudaError_t err = cudaMalloc((void **) &d_A, size);
```

```
if (err != cudaSuccess) {
    printf("%s in %s at line %d\n", cudaGetErrorString(err), __FILE__,
    __LINE__);
    exit(EXIT_FAILURE);
}
```





Barcelona Supercomputing Center Centro Nacional de Supercomputación

THREADS AND KERNEL FUNCTIONS

Data Parallelism - Vector Addition Example





CUDA Execution Model

- Heterogeneous host (CPU) + device (GPU) application C program
 - Serial parts in host C code
 - Parallel parts in **device** SPMD (Single Program, Multiple Data) kernel code





Arrays of Parallel Threads

- A CUDA kernel is executed by a grid (array) of threads
 - All threads in a grid run the same kernel code (Single Program Multiple Data)
 - Each thread has indexes that it uses to compute memory addresses and make control decisions





Thread Blocks: Scalable Cooperation



- Divide thread array into multiple blocks
 - Threads within a block cooperate via shared memory, atomic operations and barrier synchronization
 - Threads in different blocks do not interact



blockIdx and threadIdx

- Each thread uses indices to decide what data to work on
 - blockldx: 1D, 2D, or 3D
 - threadIdx: 1D, 2D, or 3D
- Simplifies memory addressing when processing multidimensional data
 - Image processing
 - Solving PDEs on volumes







Barcelona Supercomputing Center Centro Nacional de Supercomputación

INTRODUCTION TO THE CUDA TOOLKIT

NVCC Compiler

- NVIDIA provides a CUDA-C compiler
 - nvcc
- NVCC compiles device code then forwards code on to the host compiler (e.g. g++)
- Can be used to compile & link host only applications



Hello World! with Device Code

```
__global__ void mykernel(void) {
}
int main(void) {
   mykernel<<<1,1>>>();
   printf("Hello World!\n");
   return 0;
}
```

Output:

```
$ nvcc main.cu
$ ./a.out
Hello World!
```

- Notes
 - mykernel does nothing
 - nvcc only parses .cu files for CUDA



Developer Tools - Debuggers





https://developer.nvidia.com/debugging-solutions



Compiler Flags

- There are two compilers being used
 - NVCC: Device code
 - Host Compiler: C/C++ code
- NVCC supports some host compiler flags
 - If flag is unsupported, use -Xcompiler to forward to host
 - e.g. -Xcompiler -fopenmp
- Debugging Flags
 - -g: Include host debugging symbols
 - -G: Include device debugging symbols and disables optimization of kernel code
 - - lineinfo: Include line information with symbols



CUDA-MEMCHECK

- Memory debugging tool
 - No recompilation necessary

\$ cuda-memcheck --tool <<u>memcheck</u>|racecheck|synccheck|initcheck> ./cuda_program

- Can detect the following errors
 - Memory leaks
 - Memory errors (OOB, misaligned access, illegal instruction, etc)
 - Race conditions
 - Illegal Barriers
 - Uninitialized Memory
- For line numbers use the following compiler flags:
 - -G (disables device code optimization)
 - - lineinfo X compiler rdynamic

http://docs.nvidia.com/cuda/cuda-memcheck



CUDA-GDB

- cuda-gdb is an extension of GDB
 - Provides seamless debugging of CUDA and CPU code
- Works on Linux and Macintosh
 - For a Windows debugger use NSIGHT Visual Studio Edition

http://docs.nvidia.com/cuda/cuda-gdb



Example: cuda-gdb

%> cuda-gdb --args ./a.out

(cuda-gdb) b main //set break point at main (cuda-gdb) r //run application (cuda-gdb) l //print line context (cuda-gdb) b foo //break at kernel foo (cuda-gdb) c //continue (cuda-gdb) cuda thread 10 //print current thread (cuda-gdb) cuda thread 10 //switch to thread 10 (cuda-gdb) cuda block //print current block (cuda-gdb) cuda block 1 //switch to block 1 (cuda-gdb) d //delete all break points (cuda-gdb) set cuda memcheck on //turn on cuda memcheck (cuda-gdb) r //run from the beginning

http://docs.nvidia.com/cuda/cuda-gdb



Developer Tools - Profilers





https://developer.nvidia.com/performance-analysis-tools



NVPROF

Command Line Profiler

- Compute time in each kernel
- Compute memory transfer time
- Collect metrics and events
- Support complex process hierarchy's
- Collect profiles for NVIDIA Visual Profiler
- No need to recompile



Example: nvprof

- Collect profile information %> nvprof ./a.out
- View available metrics
 %> nvprof --query-metrics
- View global load/store efficiency
 %> nvprof --metrics gld_efficiency,gst_efficiency ./a.out
- 4. Store a timeline to load in NVVP%> nvprof –o profile.timeline ./a.out
- Store analysis metrics to load in NVVP
 %> nvprof –o profile.metrics --analysis-metrics ./a.out



NVIDIA's Visual Profiler (NVVP)

JSnareg Memory

Local Loads

Local Stores

Shared Loads

Shared Stores Global Loads

Global Stores

L1/Shared Total

Texture Cache

Device Memory Reads

L2 Cache

Reads

Writes

Total

Reads

Writes

Total

Reads

Writes

Total

Timeline



0 B/s

0 B/s

0 B/s

0 B/s

0 B/s

0 B/s

0

6339426 236.738 GB/s

6370840 237.912 GB/s

6450496 240.886 GB/s

58.355 GB/s

58.635 GB/s

4 149.375 kB/s

4 149.375 kB/s

0 B/r

1562634

1570138

System Memory [PCIe configuration: Gen3 x16, 8 Gbit/s]

7504 280.228 MB/s

31414 1.173 GB/s

Guided System

1. CUDA Application Analysis

2. Performance-Critical Kernels

3. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results at right indicate that the performance of kernel "Step10_cuda_kernel" is most likely limited by compute.

🕕 Perform Compute Analysis

The most likely bottleneck to performance for this kernel is compute so you should first perform compute analysis to determine how it is limiting performance.

🐴 Perform Latency Analysis

🛺 Perform Memory Bandwidth Analysis

Instruction and memory latency and memory bandwidth are likely not the primary performance bottlenecks for this kernel, but you may still want to perform those analyses.

🐴 Rerun Analysis

If you modify the kernel you need to rerun your application to update this analysis.



Analysis



NVTX

- Our current tools only profile API calls on the host
 - What if we want to understand better what the host is doing?
- The NVTX library allows us to annotate profiles with ranges
 - Add: #include <nvToolsExt.h>
 - Link with: -InvToolsExt
- Mark the start of a range
 - nvtxRangePushA("description");
- Mark the end of a range
 - nvtxRangePop();
- Ranges are allowed to overlap

http://devblogs.nvidia.com/parallelforall/cuda-pro-tip-generate-custom-application-profile-timelines-nvtx/



NVTX Profile

						NVIDIA Visual Profiler			
File View Run Help									
] 📸 🔜 🖳] 🖳 🖏 • [🗨 🗨 🔍 [F 📉 [🗮 🚍 🛄									
د *NewSession1 🛙									
	711.5 ms	712 ms	712.5 ms	713 ms	713.5 ms	714 ms	714.5 ms	71	
🖃 Process "a.out" (27465)									
Thread 2935871360									
- Runtime API	nize		cudaStreamSyn	nchronize		cudaStreamSyr	nchronize		
L Driver API									
Markers and Ranges		sum			sum			sum	
Profiling Overhead									
🖃 [0] Tesla K40m									
Context 1 (CUDA)									
🗕 🍸 MemCpy (HtoD)		Mem	cpy Hto		Mei	mcpy Hto			
🗆 🍸 MemCpy (DtoH)	ncpy Dto			Memcpy Dto			Memcpy Dto		
Compute				ke	ernel(float*, int, int)				
	ken	nel(float*, int, int)						kernel(float*,	
└ 🍸 100.0% kernel(flo				ke	ernel(float*, int, int)				
	keri	nel(float*, int, int)						kernel(float*,	
Streams									
L Stream 13	keri	hel(float*, int, int)		Memcpy Dto	Mei	mcpy Hto			
L Stream 14				ke	ernel(float*, int, int)		Memcpy Dto		
L Stream 15	ncpy Dto	Mem	cpy Hto					kernel(float*,	



NSIGHT

- CUDA enabled Integrated Development Environment
 - Source code editor: syntax highlighting, code refactoring, etc
 - Build Manger
 - Visual Debugger
 - Visual Profiler
- Linux/Macintosh
 - Editor = Eclipse
 - Debugger = cuda-gdb with a visual wrapper
 - Profiler = NVVP
- Windows
 - Integrates directly into Visual Studio
 - Profiler is NSIGHT VSE







Barcelona Supercomputing Center Centro Nacional de Supercomputación

QUIZ

- (If we want to <u>allocate an array of v integer elements</u> in CUDA device global memory, what would be an appropriate expression for the second argument of the cudaMalloc() call?
 - a) n
 - b) v
 - c) n * sizeof(int)
 - d) v * sizeof(int)



- (If we want to allocate an array of *v* integer elements in CUDA device global memory, what would be an appropriate expression for the second argument of the cudaMalloc() call?
 - a) n
 - b) v
 - c) n * sizeof(int)
 - d) v * sizeof(int)



(If we want to allocate an array of *n* floating-point elements and have a floating-point pointer variable *d_A* to point to the allocated memory, what would be an appropriate expression for the first argument of the *cudaMalloc()* call?

a) n

- b) (void *) d_A
- c) *d_A
- d) (void **) &d_A



Question 2 - Answer

(I If we want to allocate an array of *n* floating-point elements and have a floating-point pointer variable d_A to point to the allocated memory, what would be an appropriate expression for the first argument of the *cudaMalloc()* call?

a) n

- b) (void *) d_A
- c) *d_A
- d) (void **) &d_A

Explanation: &*d*_*A* is pointer to a pointer of *float*. To convert it to a generic pointer required by *cudaMalloc()* should use *(void **)* to cast it to a generic double-level pointer.



If we want to copy 3,000 bytes of data from host array h_A (h_A is a pointer to element 0 of the source array) to device array d_A (d_A is a pointer to element 0 of the destination array), what would be an appropriate API call for this in CUDA?

- a) cudaMemcpy(3000, h_A, d_A, cudaMemcpyHostToDevice);
- b) cudaMemcpy(h_A, d_A, 3000, cudaMemcpyDeviceTHost);
- c) cudaMemcpy(d_A, h_A, 3000, cudaMemcpyHostToDevice);
- d) cudaMemcpy(3000, d_A, h_A, cudaMemcpyHostToDevice);



Question 3 - Answer

- (I If we want to copy 3000 bytes of data from host array h_A (h_A is a pointer to element 0 of the source array) to device array d_A (d_A is a pointer to element 0 of the destination array), what would be an appropriate API call for this in CUDA?
 - a) cudaMemcpy(3000, h_A, d_A, cudaMemcpyHostToDevice);
 - b) cudaMemcpy(h_A, d_A, 3000, cudaMemcpyDeviceTHost);
 - c) cudaMemcpy(d_A, h_A, 3000, cudaMemcpyHostToDevice);
 - d) cudaMemcpy(3000, d_A, h_A, cudaMemcpyHostToDevice);



www.bsc.es



Barcelona Supercomputing Center Centro Nacional de Supercomputación

Thank you!

For further information please contact marc.jorda@bsc.es, antonio.pena@bsc.es